



University of Michigan

上海交通大学

密西根学院

UM-SJTU Joint Institute



Shanghai Jiao Tong University



UM-SJTU Joint Institute

Ve270 Introduction to Logic Design

by

Xia Fangzhou 5113709225

Xue Jiong 5113709218

2013.7.23

Design of a Digital Device

Objectives

In this lab, we are asked to design a digital device which integrates the function of a character roller and a simple calculator. The user should be able to switch between these two functions by toggling a switch on the FPGA board.

Problem Definition

In this lab, we are asked to integrate all the components we have used to design a digital device which has the function of a roller and a simple calculator which can add two 4-bit 2's complement numbers.

The character roller designed in this lab should be able to roll the student ID over four SSDs automatically which is suitable for human eyes. The rolling should start automatically once the controlling switch is turned up.

The 4-bit 2's complement number simple calculator should be able to add the next four bits input to the four bit number stored in the FPGA when an equal button is pressed. Over flow should be indicated using a LED if detected. The initial value of the calculator should be set to zero when the controlling switch is turned down.

As a whole, the digital device designed in this lab should have five switches, one equal button for input and four SSDs, one LED for output.

System Partitioning

Due to the complexity of the device, we use Verilog HDL to describe the behavior of the circuit. Things become relatively easy in this way since we just need to specify the system input and output and the timing issues of the circuit. As for system partitioning, we divide the system into the following parts:

Clock Dividers: Two clock divider for character rolling and SSD displaying.

SSD Displayer: To display the number on four SSD according to the input.

SSD Driver: Generate the signal to control the character position displayed on the SSD driver.

Character Roller: Predefined character shifter.

Adder: Simple calculator which adds the value of the 2's complement numbers.

Debouncer: Optional part to stabilize the button.



Design Entry

Based on the system partition, we describe the behavior of the circuit directly using Verilog HDL. The Verilog HDL code goes as the following.

ForReportOnly.v

Tue Jul 23 20:57:31 2013

```

1      `timescale 1ns / 1ps
2
3      module Lab8(reset, control, equal_button, clock, operand, ssd_driver, ssd_shine,
4      overFlowIndicator);
5      input reset;
6      input equal_button;
7      input control;
8      input clock;
9      input [3:0] operand;
10     output [6:0] ssd_driver ;
11     output [3:0] ssd_shine ;
12     output overFlowIndicator;
13     wire second0;
14     wire display;
15     wire reset ;
16     wire equal;
17     wire control ;
18     wire clock;
19     wire [3:0] ssd_shine;
20     wire [6:0] ssd_driver ;
21     wire [3:0] operand;
22     wire ssd_clock;
23     wire [15:0] ssd_feed_signal;
24     wire overFlowTester;
25     reg [3:0] displayInfo [3:0];
26     reg [3:0] numericalResult;
27     reg [3:0] nextNumericalResult;
28     reg [3:0] signIndicator;
29     reg overFlowIndicator;
30     reg [25:0] div0;
31     reg [10:0] divd;
32     reg [51:0] studentID;
33     reg [3:0] temp;
34     reg [3:0] absoluteValue;
35     reg [24:0] equal_count;
36
37     assign second0 = (div0==26'd2000_0000);
38     assign equal = (equal_count==25'd50000);
39     assign ssd_clock = display;
40     assign ssd_feed_signal = {displayInfo[3],displayInfo[2],displayInfo[1],displayInfo[0]};
41     assign overFlowTester = ((nextNumericalResult[3]^numericalResult[3]) && (numericalResult[3]==operand[3])) ? 1:0;
42     ssdRollerModule ssdDisplay(reset,ssd_clock,ssd_feed_signal,ssd_shine,ssd_driver);
43
44     //equal debounce
45     always @ (posedge clock, posedge reset, posedge equal)
46     begin: equalDebounce
47         if(reset==1'b1) equal_count<=25'd0;
48         else begin
49             if(equal==1'b1)
50             begin
51                 if (equal_button==1'b0) equal_count<=25'd0;
52                 else;
53             end
54             else begin
55                 if(equal_button==1'b1) equal_count<= equal_count+25'd1;
56                 else equal_count<=25'd0;
57             end
58         end

```



ForReportOnly.v

Tue Jul 23 20:57:32 2013

```

58     end
59     end
60
61
62     //clock divider0
63     always @ (posedge clock, posedge reset, posedge second0)
64     begin: clock0
65         if(reset==1'b1) div0<=26'd0;
66         else begin
67             if(second0==1'b1) div0<=26'd0;
68             else
69                 div0 <= div0+26'd1;
70             end
71         end
72
73     //display clock divider
74     always @ (posedge clock, posedge reset, posedge display)
75     begin: SSDdisplay
76         if(reset==1'b1) divd<=11'd0;
77         else begin
78             if (display) divd<=11'd0;
79             else
80                 divd <= divd+11'd0001;
81             end
82         end
83
84     //roller
85     always @ (posedge second0, posedge reset)
86     begin : roller
87         if (reset == 1'b1) begin
88             studentID<={4'b1110,4'b1110,4'b1110,4'b1110,4'd5,4'b1,4'd1,4'd3,4'd7,4'd0,4'd
89             4'd2,4'd5};
90             temp<=4'b1110;
91             end
92             else begin
93                 if (control ==1'b1)
94                     begin
95                         studentID[51:4]<=studentID[47:0];
96                         studentID[3:0]<=temp[3:0];
97                         temp[3:0]<=studentID[51:48];
98                     end
99                 else;
100             end
101         end
102
103     //adder
104     always @ (posedge equal, posedge reset)
105     begin : adder
106         if (reset == 1'b1) begin
107             overFlowIndicator<=1'b0;
108             numericalResult<=4'b0000;
109             signIndicator<=4'b1111;
110             end
111             else begin
112                 if (control ==1'b0)
113                     begin
114                         overFlowIndicator<=overFlowTester;
115                         numericalResult<=nextNumericalResult;
116                     if (nextNumericalResult[3]==1'b1)

```

Page 2



ForReportOnly.v

Tue Jul 23 20:57:32 2013

```

116         begin
117             signIndicator<=4'b1110;
118             absoluteValue<=~nextNumericalResult)+1;
119         end
120         else if (nextNumericalResult[3]==1'b0)
121             begin
122                 signIndicator<=4'b1111;
123                 absoluteValue<=nextNumericalResult;
124             end
125         end
126         else signIndicator<=4'b1111;
127     end
128 end
129
130 // Display Control
131 always @ (posedge clock)
132 begin: displayControl
133     nextNumericalResult<=numericalResult+operand;
134     if(control==1'b1) begin
135         displayInfo[3]<=studentID[51:48];
136         displayInfo[2]<=studentID[47:44];
137         displayInfo[1]<=studentID[43:40];
138         displayInfo[0]<=studentID[39:36];
139     end
140     else if(control==1'b0) begin
141         displayInfo[3]<=4'b1111;
142         displayInfo[2]<=4'b1111;
143         displayInfo[1]<=signIndicator;
144         if(absoluteValue==4'b1000) displayInfo[0]<=absoluteValue;
145         else displayInfo[0]<={1'b0,absoluteValue[2:0]};
146     end
147     else;
148 end
149 endmodule
150
151 //ssd Controller
152 module ssdRollerModule(reset_signal,clock_signal,input_desplay_signal,ssd_selectio
output_7_bits );
153 parameter n=4;
154 input clock_signal;
155 input reset_signal;
156 input [n*4-1:0] input_desplay_signal;
157 wire [3:0] ssd_signal [n-1:0];
158 output [6:0] output_7_bits;
159 output [n-1:0] ssd_selection;
160 reg [3:0] input_4_bits;
161 reg [6:0] output_7_bits;
162 reg [n-1:0] ssd_selection;
163
164 assign {ssd_signal[3],ssd_signal[2],ssd_signal[1],ssd_signal[0]}=input_desplay_si
165
166 always @ (posedge clock_signal,posedge reset_signal)
167 if (reset_signal) ssd_selection<=4'b0111;
168 else begin
169     case(ssd_selection)
170     4'b0111:
171         begin
172             ssd_selection<=4'b1110;
173             input_4_bits<=ssd_signal[0];

```



ForReportOnly.v

Tue Jul 23 20:57:32 2013

```

174         end
175         4'b1110:
176         begin
177             ssd_selection<=4'b1101;
178             input_4_bits<=ssd_signal[1];
179         end
180         4'b1101:
181         begin
182             ssd_selection<=4'b1011;
183             input_4_bits<=ssd_signal[2];
184         end
185         4'b1011:
186         begin
187             ssd_selection<=4'b0111;
188             input_4_bits<=ssd_signal[3];
189         end
190         default ssd_selection<=4'b0111;
191     endcase
192 end
193
194 always @(input_4_bits,ssd_selection)
195 begin: SSDCASE
196     case (input_4_bits)
197         4'b0000: output_7_bits <= 7'b00000001; //0
198         4'b0001: output_7_bits <= 7'b10011111; //1
199         4'b0010: output_7_bits <= 7'b00100101; //2
200         4'b0011: output_7_bits <= 7'b00001110; //3
201         4'b0100: output_7_bits <= 7'b10011100; //4
202         4'b0101: output_7_bits <= 7'b01001100; //5
203         4'b0110: output_7_bits <= 7'b01000000; //6
204         4'b0111: output_7_bits <= 7'b00011111; //7
205         4'b1000: output_7_bits <= 7'b00000000; //8
206         4'b1001: output_7_bits <= 7'b00001100; //9
207         4'b1010: output_7_bits <= 7'b00010000; //A
208         4'b1011: output_7_bits <= 7'b11000000; //b
209         4'b1100: output_7_bits <= 7'b01100001; //C
210         4'b1101: output_7_bits <= 7'b10000101; //d
211         4'b1110: output_7_bits <= 7'b11111110; //-
212         4'b1111: output_7_bits <= 7'b11111111; //nothing
213     default: output_7_bits <= 7'b11111111;
214     endcase
215 end
216 endmodule
217

```



University of Michigan

—•交大密西根学院•—

UM-SJTU Joint Institute



Shanghai Jiao Tong University

Test Plan

In order to test the design, generate the RTL and check if all the necessary components have been implemented based on the Verilog code.




Figure 1 Block Diagram of the Designed Digital Device




Figure 2 Generated RTL Schematic



University of Michigan

—•交大密西根学院•—

UM-SJTU Joint Institute




Shanghai Jiao Tong University

Simulation Results

Due to the complexity of the design, it is not reasonable to simulate the entire circuit using test bench wave form. Since we integrated all the previous working components except for the adder to design this digital device, simulations for the individual components are not necessary.

Hardware Implementation and Testing

To test our design, we used the XC3S1200E FPGA board and assign the corresponding IO pins on the board. We demonstrated the functionality of our driver design to the TAs during lab. For the additional debouncing functionality, we demonstrated by comparing the effect with no debouncing version of the design and actually noticed the difference.



	I/O Name	I/O Direction	Loc	Bank
	clock	Input	B8	BANK0
	control	Input	R17	BANK1
	equal_button	Input	B18	BANK1
	operand<0>	Input	G18	BANK1
	operand<1>	Input	H18	BANK1
	operand<2>	Input	K18	BANK1
	operand<3>	Input	K17	BANK1
	overflowIndicator	Output	J14	BANK1
	reset	Input	H13	BANK1
	ssd_driver<0>	Output	H14	BANK1
	ssd_driver<1>	Output	J17	BANK1
	ssd_driver<2>	Output	G14	BANK1
	ssd_driver<3>	Output	D16	BANK1
	ssd_driver<4>	Output	D17	BANK1
	ssd_driver<5>	Output	F18	BANK1
	ssd_driver<6>	Output	L18	BANK1
	ssd_shine<0>	Output	F17	BANK1
	ssd_shine<1>	Output	H17	BANK1
	ssd_shine<2>	Output	C18	BANK1
	ssd_shine<3>	Output	F15	BANK1

Figure 3 Assignment for IO Pins




Figure 4 Character Rolling




Figure 5 Number Adding

Conclusions

In this lab, we managed to design a relatively complicated digital system. This experience is very useful since it is the first time for us to combine different module designed before to accomplish a complicated design. This lab greatly cultivated our ability to describe the behavior of the circuit using Verilog, which is indeed a powerful tool.